Complete if Known	
Application Number	10/722,691
Filing Date	November 24, 2003
First Named Inventor	Indeck et al.
Art Unit	~~2186~~ 2162
Examiner Name	Not Yet Assigned
Attorney Docket Number	53047/44791

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet | 1 | of | 1

U.S. PATENT DOCUMENTS

Examiner Initials	Cite No.[1]	Document Number — Number-Kind Code[2] (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		US-			

FOREIGN PATENT DOCUMENTS

Examiner Initials	Cite No.[1]	Foreign Patent Document Country Code[3]-Number[4]-Kind Code[5] (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T[6]
/MF/	AA	WO 01/80082	10-25-2001	Indeck et al.		

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials	Cite No.[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T[2]
/MF/	AB	PATENT COOPERATION TREATY; International Search Report; May 6, 2004	
/MF/	AC	ARNOLD et al.; *The Splash 2 Processor and Applications*; Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors; October 3, 1993; pp. 482-485; Cambridge, Massachusetts	
/MF/	AD	CLOUTIER et al.; *VIP: An FPGA-Based Processor for Image Processing and Neural Networks*; Proceedings f Fifth International Conference on Microelectronics for Neural Networks; February 12, 1996; pp. 330-336; Los Alamitos, California	
/MF/	AE	HEZEL et al.; *FPGA-Based Template Matching Using Distance Transforms*; Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines; April 22, 2002; pp. 89-97; USA	
/MF/	AF	MOSANYA et al.; *A FPGA-Based Hardware Implementation of Generalized Profile Search Using Online Arithmetic*; ACM/SIGDA International Symposium on Field Programmable Gate Arrays; February 21, 1999; pp. 101-111; Monterey, California	
/MF/	AG	RATHA et al.; *Convolution on Splash 2*; Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines; April 19, 1995; pp. 204-213; Los Alamitos, California	
/MF/	AH	SHIRAZI et al.; *Quantitative Analysis of FPGA-Based Database Searching*; Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology; May 2001; pp. 85-96; Vol. 28, No. 1/2; Dordrecht, Netherlands	
/MF/	AI	TING-PANG LIN et al.; *Real-Time Image Template Matching Based on Systolic Array Processor*; International Journal of Electronics; December 1, 1992; pp. 1165-1176; Vol. 73, No. 6; London, Great Britain	
/MF/	AJ	VILLASENOR et al.; *Configurable Computing Solutions for Automatic Target Recognition*; Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines; April 17, 1996; pp. 70-79; Los Alamitos, California	
/MF/	AK	YAMAGUCHI et al.; *High Speed Homology Search with FPGAs*; Proceedings Pacific Symposium on Biocomputing; January 3, 2002; pp. 271-282; Vol. 7; Lihue, Hawaii	

Examiner Signature		Date Considered	1-19-05

2322919

Substitute for form 1449A/PTO **INFORMATION DISCLOSURE STATEMENT BY APPLICANT** *(use as many sheets as necessary)*				Complete if Known	
				Applicatin Numbr	~~Not Yet Assigned~~ 10/722~691
				Filing Date	Herewith
				First Named Inventor	Indeck et al.
				Art Unit	Not Yet Assigned
				Examiner Name	Not Yet Assigned
Sheet	1	of	3	Attorney Docket Number	53047/44791

U.S. PATENT DOCUMENTS					
Examiner Initials	Cite No.[1]	Document Number — Number-Kind Code[2] *(if known)*	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
/RF		US- 3,601,808	08-24-1971	Vlack	
/RF		US- 3,611,314	10-05-1971	Pritchard et al.	
/RF		US- 3,729,712	04-24-1973	Glassman	
/RF		US- 3,824,375	07-16-1974	Gross et al.	
/RF		US- 3,848,235	11-12-1974	Lewis et al.	
/RF		US- 3,906,455	09-16-1975	Houston et al.	
/RF		US- 4,298,898	11-03-1981	Cardot	
/RF		US- 4,385,393	05-24-1983	Chaure et al.	
/RF		US- 4,464,718	08-07-1984	Dixon et al.	
/RF		US- 4,550,436	10-29-1985	Freeman et al.	
/RF		US- 4,823,306	04-18-1989	Barbic et al.	
/RF		US- 4,941,178	07-10-1990	Chuang	
/RF		US- 5,023,910	06-11-1991	Thomson	
/RF		US- 5,050,075	09-17-1991	Herman et al.	
/RF		US- 5,101,424	03-31-1992	Clayton et al.	
/RF		US- 5,140,692	08-18-1992	Morita	
/RF		US- 5,163,131	11-10-1992	Row et al.	
/RF		US- 5,179,626	01-12-1993	Thomson	
/RF		US- 5,226,165	07-06-1993	Martin	
/RF		US- 5,243,655	09-07-1993	Wang	
/RF		US- 5,319,776	06-07-1994	Hile et al.	
/RF		US- 5,327,521	07-05-1994	Savic et al.	
/RF		US- 5,388,259	02-07-1995	Fleischman et al.	
/RF		US- 5,396,253	03-07-1995	Chia	
/RF		US- 5,418,951	05-23-1995	Damashek	
/RF		US- 5,432,822	07-11-1995	Kaewell, Jr.	
/RF		US- 5,465,353	11-07-1995	Hull et al.	
/RF		US- 5,488,725	01-30-1996	Turtle et al.	
/RF		US- 5,497,488	03-05-1996	Akizawa et al.	
/RF		US- 5,544,352	08-06-1996	Egger	
/RF		US- 5,546,578	08-13-1996	Takada	
/RF		US- 5,651,125	07-22-1997	Witt et al.	
/RF		US- 5,721,898	02-24-1998	Beardsley et al.	
/RF		US- 5,774,835	06-30-1998	Ozawa	
/RF		US- 5,774,839	06-30-1998	Shlomot	
/RF		US- 5,781,772	07-14-1998	Wilkinson, III et al.	
/RF		US- 5,864,738	01-26-1999	Kesslr et al.	
/RF		US- 5,913,211	06-15-1999	Nitta	
/RF		US- 5,930,753	07-27-1999	Potamianos et al.	
/RF		US- 5,943,429	08-24-1999	Händl	
		US-			

2209555

FOREIGN PATENT DOCUMENTS

Examiner Initials[*]	Cite No. [1]	Foreign Patent Document Country Code[3] -Number[4] -Kind Code[5] (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T[6]

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS

Examiner Initials[*]	Cite No. [1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T[2]
/Myr		BAER, JEAN-LOUP; *Computer Systems Architecture*; 1990; pp. 262-265; Computer Science Press; Potomac, Maryland	
/Myr		BERK, ELLIOTT, "JLex: A lexical analyzer generator for Java™", downloaded from http://www.cs.princeton.edu/~appel/modem/java/Jlex/ in January 2002	
/Myr		BRAUN et al., "Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware", *Proceedings of Hot Interconnects 9 (HotI-9)* Stanford, CA, August 22-24, 2001, pp. 93-98	
/Myr		CHOI et al., "Design of a Flexible Open Platform for High Performance Active Networks", Allerton Conference, Campaign, IL, 1999	
/Myr		FRANKLIN et al., "Assisting Network Intrusion Detection with Reconfigurable Hardware", Symposium on Field-Programmable Custom Computing Machines (FCCM 2002), April 2002, Napa, California	
/Myr		FU et al., "The FPX KCPSM Module: An Embedded, Reconfigurable Active Processing Module for the Field Programmable Port Extender (FPX), *Washington University, Department of Computer Science, Technical Report WUCS-01-14*, July, 2001	
/Myr		HAYES, JOHN P.; *Computer Architecture and Organization*; Second Edition; 1988; pp. 448-459; McGraw-Hill, Inc.	
/Myr		HOLLAAR, LEE A.; *Hardware Systems for Text Information Retrieval*; Proceedings of the Sixth Annual International ACM Sigir Conference on Research and Development in Information Retrieval; June 6-8, 1983; pp. 3-9; Baltimore, Maryland, USA	
/Myr		KEUTZER et al., "A Survey of Programmable Platforms – Network Proc", University of California-Berkeley	
/Myr		KULIG et al., "System and Method for Controlling Transmission of Data Packets Over an Information Network", pending U.S. Patent Application	
/Myr		LOCKWOOD, J., "An Open Platform for Development of Network Processing Modules in Reprogrammable Hardware", *IEC DesignCon 2001*, Santa Clara, CA, January 2001, Paper WB-19	
/Myr		LOCKWOOD, J., "Building Networks with Reprogrammable Hardware", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, *Washington University*, St. Louis, MO, January 3-4, 2002	
/Myr		LOCKWOOD, J., "Evolvable Internet Hardware Platforms", *NASA/DoD Workshop on Evolvable Hardware (EHW'01)*, Long Beach, CA, July 12-14, 2001, pp. 271-279	
/Myr		LOCKWOOD, J., "Hardware Laboratory Configuration", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, *Washington University*, St. Louis, MO, January 3-4, 2002	
/Myr		LOCKWOOD, J., "Introduction", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, *Washington University*, St. Louis, MO, January 3-4, 2002	
/Myr		LOCKWOOD, J., "Platform and Methodology for Teaching Design of Hardware Modules in Internet Routers and Firewalls", *IEEE Computer Society International Conference on Microelectronic Systems Education (MSE'2001)*, Las V gas, NV, June 17-18, 2001, pp. 56-57	
/Myr		LOCKWOOD, J., "Protocol Pr cessing on the FPX", Field Programmable P rt Extender: January 2002 Gigabit Workshop Tutorial, *Washington University*, St. Louis, MO, January 3-4, 2002	
/Myr		LOCKWOOD, J., "Simulation and Synthesis", Field Programmable P rt Extender: January 2002 Gigabit Workshop Tutorial, *Washington University*, St. Louis, MO, January 3-4, 2002	

2209555

		OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No. [1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T[2]
/Pm/		LOCKWOOD, J., "Simulation of the H llo World Application for the Field-Programmable Port Extender (FPX)", *Washington University, Applied Research Lab,* Spring 2001 Gigabits Kits Workshop	
/Pm/		LOCKWOOD et al., "Field Pr grammable Port Extender (FPX) for Distributed Routing and Queuing, *ACM International Symposium on Field Programmable Gate Arrays (FPGA'2000),* Monterey, CA, February 2000, pp. 137-144	
/Pm/		LOCKWOOD et al., FPGrep and FPSed: Regular Expression Search and Substitution for Packet Streaming in Field Programmable Hardware, unpublished	
/Pm/		LOCKWOOD et al., "Hello, World: A Simple Application for the Field Programmable Port Extender (FPX), *Washington University, Department of Computer Science, Technical Report WUCS-00-12,* July 11, 2000	
/Pm/		LOCKWOOD et al., "Parallel FPGA Programming over Backplane Chassis", *Washington University, Department of Computer Science, Technical Report WUCS-00-11,* June 12, 2000	
/Pm/		LOCKWOOD et al., "Reprogrammable Network Packet Processing on the Field Programmable Port Extender (FPX), *ACM International Symposium on Field Programmable Gat Arrays (FPGA'2001),* Monterey, Ca, February 2001, pp. 87-93	
/Pm/		PRAMANIK et al.; *A Hardware Pattern Matching Algorithm on a Dataflow,* Computer Journal; July 1, 1985; pp. 264-269; Vol. 28, No. 3; Oxford University Press, Surrey, Great Britain	
/Pm/		SHAH, N., "Understanding Network Processors", Version 1.0, University of California-Berkeley, September 4, 2001	
/Pm/		SIDHU et al., "Fast Regular Expression Matching using FPGAs", IEEE Symposium on Field Programmable Custom Computing Machines (FCCM 2001), April 2001	
/Pm/		SIDHU et al., "String Matching on Multicontext FPGAs using Self-Reconfiguration", FPGA '99: Proceedings of the 1999 ACM/SIGDA 7[th] International Symposium on Field Programmable Gate Arrays, February 1999, pp. 217-226	
/Pm/		TAYLOR et al., "Generalized RAD Module Interface Specification of the Field Programmable Port Extender (FPX) Version 2", *Washington University, Department of Computer Science, Technical Report,* January 8, 2000	
/Pm/		TAYLOR et al., "Modular Design Techniques for the FPX", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, *Washington University,* St. Louis, MO, January 3-4, 2002	
/Pm/		"The Field-Programmable Port Extender (FPX)", downloaded from http://www.arl.wustl.edu/arl/ in March 2002	
/Pm/		"Lucent Technologies Delivers "Payload Plus" Network Processors for Programmable, Multi-Protocol, OC-48c Processing", *Lucent Technologies Press Release,* downloaded from http://www.lucent.com/press/1000/0010320.meb.html on Marc h 21, 2002	
/Pm/		"Overview", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, *Washington University,* St. Louis, MO, January 3-4, 2002	
/Pm/		Payload Plus™ Agere System Interface, Agere Systems Product Brief, June 2001, downloaded from Internet, January 2002	
/Pm/		PATENT COOPERATION TREATY; International Search Report; July 10, 2003	

Examiner Signatur		Date Considered	1- 19-0

2209555